|
|
|
Chips | |
|
NICs |
|
|
Links |
|
|
| |
| New Chip | |
| New NIC | |
|
| |
|
Register | |
|
Login | |
|
| |
|
Guestbook | |
|
News Letter | |
|
| |
|
About |
ATM Chip Database |
Books on ATM |
- Previous: WAC-187-B
- Up: List all producers
- Next: WAC-413-A Quadzilla
- programmable buffer level congestion control
- buffering supports up to 5 priority level
- 155 Mbps per port
- multi casting capability
IGT (Integrated Telecom Technology ) : WAC-188-A |
ATM Switch Element
A 8*8 switch with shared buffer architecture and dynamically allocated 32 cell output buffer pool. The Switch Element has 1.2 Gbps throughput and can be joined with other ATM Switch Elements in large switch fabrics to create very high bandwidth switching systems. The multi priority queuing supported by the WAC-188-A allows real-time delay-sensitive data to be multiplexed effectively with general LAN traffic. Other features are
| Technology: | unknown |
| Package: | unknown 0 Pin |
web page used to be available at: http://www.igt.com/Documentation.htm
If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
|
Last update:
14.11. 2009
Last link check: 01.03. 2006 |
All registered names and trademarks are the property of their respective owners. No guarantee is given and no responsibility is taken for the information provided. © 2013 Thomas Martin Knoll  knoll@chipweb.de
|
100G Ethernet Next Generation SDH BGP-QoS.org |
|