DSL ChipWeb logo



New Chip
New Modem/NIC


MP4 Videos
zum DSL-Test


DSL Chip Database

  • Previous: G7000 Family ADSL CPE Integrated USB
  • Up: List all categories

    TI ( Texas Instruments Incorporated ) : AC7

    AC 7 - two chip 16 port ADSL infratructure chipset

    TI - AC7 chipset (TNETD7160, TNETD7122 and TNETD7123)Source: product bulletin TI's AC 7 chipset is a two chip 16 port ADSL infratructure chipset. It consists of the TNETD7160 16 port multi-service ADSL Transceiver and the TNETD7122 (POTS) and TNETD7123 (ISDN) Dual Channel Analog Front End (AFE), respectively.

    TNETD7160 16 port multi-service ADSL Transceiver
    The TNETD7160 embeds an ARM7 processor for all real-time modem operation and maintenance (OAM) control, extensively uses TI programmable DSP capability for transceiver training and steady-state functions, and includes all necessary program, data, interleaver memory, and interprocessor communications paths to reduce bill-of-materials costs. Each modem port can be configured dynamically to support ADSL, ADSL2, ADSL2+ (up to 24 Mbps), extended reach and enhanced upstream (up to 3.5 Mbps) with the same software load.
    • Single chip integrates all digital functions for 16 Asymmetric Digital Subscriber Line (ADSL) ATU-C modems including digital section of the codec function
    • Supports:
      • 16 ADSL modems
      • ANSI T1.413, Issue 2
      • ITU-T G.992.1 G.dmt (with s=1/2)
      • ITU-T G.992.2 G.lite
      • ITU-T G.992.3 G.dmt.bis (ADSL2 Annexes A, B, C)
      • ITU-T G.992.3 (Annex I, J) Enhanced Upstream
      • ITU-T G.992.3 (Annex L) Extended Reach
      • ITU-T G.992.4 G.lite.bis
      • ITU-T G.992.5 (ADSL2+ Annexes A, B, C)
      • ITU-T G.992.5 (Annex L) Enhanced Upstream
      • ITU-T G.994.1 G.hs
      • ITU-T G.997.1 G.ploam
      • ADSL2 Packet transfer mode (PTM)
    • Data interfaces include:
      • UTOPIA 2
      • Packet over Sonet (POS-PHY)
      • High-Speed Serial Data Distribution Port (LVDS)
    • Optional in-band management eliminates need for local microcontroller
    • Glueless interface to TNETD7122 and TNETD7123 dual channel AFE line interface
    • On chip:
      • ARM processor and memory
      • Interleaving memory compliant to all ANSI and ITU standards
      • Two bit error rate tester (BERT) modules
    • OAM register interface compatible with AC5 and AC6
    TNETD7122 (POTS) and TNETD7123 (ISDN) Dual Channel Analog Front End (AFE)
    The TNETD7122, used in plain old telephone service (POTS), and TNETD7123, used in integrated services digital network (ISDN) implementations, are dual low-power differential ADSL central-office (CO) front ends containing line driver/receiver, codec, analog filters and hybrid used in conjunction with the TNETD7160. These devices feature active-termination drivers. The transmitter and receiver have full-bandwidth access, allowing for SELT/DELT capability and line characterization. The selectable integrated hybrid optimizes performance over different loop impedances.
    • Designed for use with TNETD7160
    • Integrates codec functionality to reduce chip count
    • 750-mW power for normal operating conditions
    • Low-power dual-channel zero-overhead Class-G design
    • 5-V power rails
    • Active termination differential driver/receiver
    • Bypassable filters allow full bandwidth access for SELT/DELT
    • Programmable integrated hybrid for enhanced upstream performance
    • Multiple power-saving modes to support L0 L3 ITU specifications

    Technology: ADSL
    Package: unknown 0 Pin
    Linux support: No

    external WWW:  Texas Instruments Incorporated : http://focus.ti.com/docs/apps/catalog/general/applications.jhtml?templateId=963&path=templatedata/cm/general/data/bband_ http://focus.ti.com/docs/apps/catalog/general/applications.jhtml?templateId=963&path=templatedata/cm/general/data/bband_

    external PDF:  Texas Instruments Incorporated : http://focus.ti.com/pdfs/vf/bband/ac7_prod_bulletin.pdf http://focus.ti.com/pdfs/vf/bband/ac7_prod_bulletin.pdf

    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2024     Thomas Martin Knoll   knoll@chipweb.de   Impressum   Datenschutz
Life Cycle Costing (LCC)
back Kirche Reichenbach Vogtland Life-cycle cost (LCC) calculations