DSL ChipWeb logo



New Chip
New Modem/NIC


MP4 Videos
zum DSL-Test


DSL Chip Database

  • Previous: PEF22817 - VDSL5100i - VDSL Modem-on-a-Chip
  • Up: List all categories
  • Next: ADSL CPE Integrated Network Processor / G8000 Family

  • Centillium (Centillium Communications, Inc. ) : Universal CopperFlite(TM) CT-L61ST81

    ADSL Transceiver Chipset for CPE Utopia

    The Universal CopperFlite™ CT-L61ST81 ADSL (asymmetric digital subscriber line) transceiver chipset for CPE (customer premises equipment) consists of the CT-L61DT81 digital processor chip, the CT-L50AT81 AFE (analog front end) chip, and the CT-L50LT01 line driver. The CT-L61DT81 offers a complete suite of silicon and software features from the analog interface to the consolidated bit sync, PCM and UTOPIA interfaces for ADSL CPE modem applications. Through the choice of software drivers and a few passive components, the chipset can be configured for either Annex A or Annex C operation.

    The chipset is configurable to support G.dmt, G.lite, or T1.413 Issue 2 ADSL modems. Ultra-low power consumption is achieved by use of Centillium’s in-house developed DSP core — CopperBullet™ — and state-of-the-art mixed-signal designs in the AFE. Power management guarantees operating efficiency, and programmability ensures long product lifetime without the need for costly hardware upgrades.

    Universal CopperFlite CT-L61ST81


    • Compliant with
      • ITU-T G.992.1 (G.dmt)
      • ITU-T G.992.2 (G.lite)
      • ITU-T G.994.1 (G.hs)
      • ANSI T1.413 Issue 2
    • Supports Annex A and C
    • Annex A rate-adaptive performance
      • Up to 8 Mbps downstream, 1 Mbps upstream for G.dmt mode
      • Up to 3 Mbps downstream, 1 Mbps upstream for Turbo Lite mode
      • Up to 1.5 Mbps downstream, 512 kbps upstream for G.lite mode
    • Annex C rate-adaptive performance
      • Excellent performance for FBM (FEXT bitmap) and DBM (dual bitmap) modes
    • Multi-mode operation automatically selects between G.dmt, G.lite, and T1.413 Issue 2 during training
    • Supports dual or single latency paths
    • Service-oriented architecture provides
      • Utopia Level-2 for ATM applications
      • Two independent PCM buses (up to 16 MHz) for STM applications
      • Bit synchronous transfer interface
    • Serial processor interface for OAM (operations and maintenance) functions
    • Commercial temperature range (0°C to 70°C) operation
    • PCM interface for voice-over-DSL applications
    • Pin-to-pin and software compatible with CopperLite CPE CT-L41ST01/CT-L41ST30 G.lite solution
    • Software upgradeable
    • No external memory required, one full Utopia interface (no glue logic needed), no costly VCXO required

    CT-L61DT81 Digital Processor

    • CopperBullet™ DSP core plus dedicated hardware accelerators
    • 0.25-micron CMOS with split power rail
      • 3.3V compatible I/O interface
      • 2.5V supply for all internal logic
    • Utopia Level-2 interface for ATM data transfers
      • Easily interfaces to SARs
      • Facilitates provisioning multiple virtual circuits and traffic classes
    • Programmable transmission convergence layer supports
      • ADSL framing modes 0, 1, 2, 3, and G.lite
      • Efficient framing mode for rate challenged links
      • Channelized data mode for operating low-delay DS0/voice channels simultaneously over the ADSL link
      • Bearer channel muxing/demuxing
      • Reed-Solomon FEC encode/decode
      • CRC scrambling/descrambling
      • Interleave/deinterleave
    • ATM transmission convergence
      • Cell delineation, cell payload scrambling, idle cell insertion/deletion, performance statistics
    • STM transmission convergence
      • Two PCM interfaces with HDLC frame buffering and rate matching function
    • Bit synchronous transmission convergence
      • PCM or the bit synchronous interface for unchannelized data
    • Supports EOC (embedded operations channel)
      • Command mode and autonomous
    • Rate adaptive for different loop lengths and conditions
    • Self and remote diagnostics
    • Power management capabilities
    • JTAG test interface

    CT-L50AT81 Analog Front End

    • Fully integrated AFE for ADSL
    • Low-power, cost-effective, mixed-signal CMOS device
    • Glueless interface to the CT-L61DT81 digital processor chip
    • Single 3.3V power supply
    • Differential analog I/O
      • Analog full-scale input 1.5 VPP
      • Analog full-scale output 3.0 VPP
    • Integrated programmable gain control for transmit and receive paths
    • Integrated digital-to-analog and analog-to-digital converters for transmit and receive paths
    • Integrated transmit and receive channel filtering for both full-rate and G.lite operation CT-L50LT01

    Line Driver

    • Low power dissipation of less than 400 mW
    • Single 5V power supply eliminates need for 12V power supply circuitry
    • Wide dynamic range
    • Small footprint, ideally suited for Centillium’s compact CopperFlite reference design

    CT-L61DT81-IL or
    Digital Processor 208-pin LQFP
    128-pin MQFP
    CT-L50AT81-IL Analog Front End 32-pin LQFP
    CT-L50LT01-IC Line Driver 14-pin SOIC

    Technology: ADSL
    Package: unknown 0 Pin
    Linux support: No

    external WWW: Centillium Communications, Inc. : http://www.centillium.com/products/cpe/l61st81.html web page used to be available at: http://www.centillium.com/products/cpe/l61st81.html

    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2024     Thomas Martin Knoll   knoll@chipweb.de   Impressum   Datenschutz
Life Cycle Costing (LCC)
back Kirche Reichenbach Vogtland Life-cycle cost (LCC) calculations