|
|
|
Chips | |
|
NICs |
|
|
Links |
|
|
| |
| New Chip | |
| New NIC | |
|
| |
|
Register | |
|
Login | |
|
| |
|
About |
ATM Chip Database |
- Previous: PXB 4110 SARE
- Up: List all producers
- Next: PXB 4230
- Single chip full duplex ATM packetizer / depacketizer for eight E1/T1 highways
- All T1/E1 channels are independently configurable
- Structured and unstructured mode
- ATM cell mapping according to G.804
- AAL1 and optional AAL0 functionality
- Support for partially filled cells
- Multiport UTOPIA level 1 interface
- 16 bit microprocessor interface
- Built-in data path loops for test
- JTAG boundary scan test support
Infineon (Infineon Technologies AG ) : PXB 4220 |
Interworking Element
Features include
The IC is manufactured in 0.5 µm 3.3 V CMOS technology Technology.
| Technology: | 0.5µ CMOS |
| Package: | unknown 0 Pin |
http://bv.sacosnet.de/pdf/1998-1999/GF_19/W_01_99.pdf
If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
|
Last update:
14.11. 2009
Last link check: 01.03. 2006 |
All registered names and trademarks are the property of their respective owners. No guarantee is given and no responsibility is taken for the information provided. © 2024 Thomas Martin Knoll knoll@chipweb.de Impressum Datenschutz |
|