- Up: List all categories
- Next: ATM xBR Service Segmentation & Reasembly Controller
The Bt8230EPFC is unique in allowing each connection to operate at an
independent bit rate of up to 155 Mbit/s per channel. On-chip logic calculates
and maintains individual rate parameters for each connection, enabling the
Bt8230EPFC to individually manage connections, perform dynamic rate allocation
and implement new performance-monitoring specifications. Also included is
on-chip logic for all necessary statistics-gathering for the more stringent
ATM network management function.
The Bt8230EPFC can perform all AAL0, AAL3/4 and AAL5 SAR functions while
supporting 16,000 active Virtual Circuit Channels (VCCs). The device includes
a PCI host interface (master or slave mode), and allows ATM cell transfers
directly into the main system CPU without local buffering to uniquely balance
the strengths of the PCI bus with the need to achieve sustained 155.52 Mbps ATM
speeds. This results in lower-cost ATM adapters since customers don't require
expensive dual port memory or local packet memory.
Other features of the Bt8230EPFC include support for interleaved AAL5, AAL3/4,
and Segmentation and Reassembly Control (SRC) processing, which allows
simultaneous support of ATM and Switched Multi-Megabit Data Services (SMDS).
The Bt8230EPFC offers the option of a local processor, and also supports
processor-less architectures for applications like ATM network interfaces for
file servers, routers/hubs, Digital Service Units (DSUs), WAN Data Terminal
Equipment (DTE) and cost-effective PCI ATM cards.
The IC is manufactured in CMOS Technology.
Technology: || unknown|
Package: ||PQFP 208 Pin|
If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.