ATM ChipWeb logo



New Chip



ATM Chip Database

  • Previous: µPD98411 (NEASCOT-P40)
  • Up: List all categories

    Zarlink (Zarlink Semiconductor ) : MT90502

    Multi-Channel AAL2 SAR

    The MT90502 Multi-Channel AAL2 SAR bridges a standard TDM (Time Division Multiplexed) backplane to a standard ATM (Asynchronous Transfer Mode) bus. The device provides the CPS (Common Part Sublayer) and SAR (Segmentation and Reassembly) engines. The MT90502 has the capability of simultaneously processing 1023 bi-directional CIDs (AAL2 Channel Identifiers) and bi-directional VCCs (Virtual Channel Connections). The device can be connected directly to an H.110 compatible bus. The TDM bus consists of 32 bi-directional serial data streams operating at 2.048, 4.096, or 8.192 Mbits/s.


    • AAL2 Segmentation Reassembly device capable of simultaneously processing up to 1023 active CIDs (AAL2 Channel Identifier) and 1023 active VCC (Virtual Channel Connections)
    • ATM VCCs can support up to 255 CIDs
    • Implements AAL2 Common Part Sub-layer functions specified in ITU I.363.2
    • CPS packet payload can support up to 64 bytes
    • Can support over-subscription of 10:1
    • TDM Bus supports Multiple Data Transfer formats
    • Support for a DSP array to perform a variety of operations such as compression of voice
    • Two UTOPIA ports: Ports A & B are configurable as a single 8-bit UTOPIA Level 2 PHY Port with 5 ADDR lines or dual 8-bit UTOPIA Level 1 configurable as PHY or ATM
    • Third UTOPIA port for connection to an external AAL5 SAR processor
    • TDM bus provides 32 bidirectional serial TDM streams operating at 2.40, 4.096, and 8.192 Mbits/s
    • Performs silence suppression for PCM and ADPCM
    • 8-bit or 16-bit microprocessor port, configurable to Motorola or Intel timing

    Typical Applications

    • Gateway
    • ATM Edge Switch
    • Next Generation Digital Loop Carrier
    • Multiservice Switching Platform
    • 3rd Generation Mobile System Equipment

    Technology: unknown
    Package: BGA 456 Pin

    external WWW:

    external PDF: Zarlink Semiconductor : PDF documentation used to be available at:
    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2024     Thomas Martin Knoll   Impressum   Datenschutz
back Kirche Reichenbach Vogtland