|
16 X 16 digital crosspoint switch, 1.3 Gbps data rate, non blocking architecture, ECL-level data I/O with fully differential data path,CMOS-level control inputs.
If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access. | |||||||||||||||||||||||||||||||||
|