- Up: List all producers
- Next: TA2040 PeakADSL (TM) Quad Analog Front End
PeakADSL - Octal ADSL Transceiver
Tioga’s PeakADSL(TM) TA1080 Octal ADSL transceiver supports T1.413
Issue 2, ETSI TS 101 388, ITU G.992.1 (including Annexes A, B &C) and
ITU G.992.2 modem solutions.
It embodies eight independent transceivers optimized for Central Office operation
with bit rates of a minimum of 3 Mbps upstream and 10 Mbps downstream. Each
transceiver includes a DSP core, a micro-coded DMT engine, framer and data
interfaces, interleave memory and object code for a complete management/control
API. This highly integrated device supports category-II ASDL functionality,
including Trellis coding and echo cancellation.
The device interfaces to Tioga’s TA2040, a quad AFE chip, or other commercially
available Quad and single Channel AFEs to keep the number of external components
to a minimum.
- Monolithic single chip Octal ADSL transceiver.
ITU-T G.992.1 - Annex A, B and C, ITU-T G.992.2, ITU-T G.994.1 (G.hs), ITU-T
G.997.1 (G.ploam), ANSI T1.413 Issue 2
up to 10Mbit/s downstream and 3 Mbit/s upstream.
support Category II Performance Functionality using: Trellis coding option
and Echo cancellation option.
and reduced overhead framing modes.
Efficient Framing, Quiescent mode and Seamless Rate Adaptation.
noise rejection and impulse noise enhanced operation.
(Utopia 1 or 2) and STM (serial) interfaces supported concurrently.
software control protocol stack/API.
CMOS; 272-pin BGA package.
Temperature range (-40° to +85° C)
Information used to be available at:
Package: || unknown 0 Pin|
Linux support: || No |
web page used to be available at: http://www.tiogatech.com/TA1080.htm
If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.