DSL ChipWeb logo

 

Chips
Modems/NICs
Links

New Chip
New Modem/NIC

Register
Login

News Letter

Forum

MP4 Videos
zum DSL-Test


Forum
About
?>

DSL Chip Database


  • Previous: 5V Analog Front End
  • Up: List all categories
  • Next: G.lite and G.dmt Analog Front End

  • LSI (LSI Logic Corperation ) : SpeedREACH DPS8000

    ADSL Full Rate Analog Front End

    LSI Logic - SpeedREACH DPS8002 The SpeedREACH DPS8000 is an Analog Front End (AFE) for G.dmt (full-rate) or G.lite ADSL operation.
    Features
    • Complete DMT-based ADSL CO and CPE AFEs with full RX and TX analog signal paths [excluding POTS reject filter and high-voltage line drivers/receivers]
    • Fully monolithic: Only two precision resistors and decoupling capacitors required
    • Support for echo-cancelled and frequency-division based systems; full analog echo path support
    • Compatible with ITU G.992.1 (G.dmt) and G.992.2 (G.lite) standards
    • Supports up to 8 Mbit/s downstream and 800 kbits/s upstream duplex
    • Support for 276 KHz upstream channel for ISDN compatibility
    • 14-Bit Linear 4.416 MS/s ADCs and dual 14-Bit linear 4.416 MHz DACs
    • Programmable RX/TX attenuation/gain
    • 4th-order low-pass filters for RX/TX paths, with ±5% cutoff frequency accuracy
    • RX path noise floor: –160 dBm/Hz
    • 12-bit DAC to support external VCXO
    • Power dissipation:
      – 675 mW for frequency-division mode
      – 825 mW with full echo on
    • Integrated “wakeup” energy detector for CO (DPS8000 only)

    Documentation used to be available at:
    http://www.lsilogic.com/products/adsl/central_office.html

    Technology: ADSL
    Package: unknown 0 Pin
    Linux support: No


    external WWW: LSI Logic Corperation : http://www.lsilogic.com/products/adsl/central_office.html web page used to be available at: http://www.lsilogic.com/products/adsl/central_office.html


    external PDF: LSI Logic Corperation : http://www.lsilogic.com/techlib/marketing_docs/ADSL/dps8000_8001pb.pdf PDF documentation used to be available at: http://www.lsilogic.com/techlib/marketing_docs/ADSL/dps8000_8001pb.pdf
    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2017     Thomas Martin Knoll   knoll@chipweb.de
100G Ethernet
Next Generation SDH
BGP-QoS.org
Life Cycle Costing (LCC)
back Kirche Reichenbach Vogtland Life-cycle cost (LCC) calculations