DSL ChipWeb logo

 

Chips
Modems/NICs
Links

New Chip
New Modem/NIC

Register
Login

News Letter

Forum

MP4 Videos
zum DSL-Test


Forum
About
?>

DSL Chip Database


  • Previous: ZipWireMulti Octal G.shdsl Transceiver with Embedded Microprocessor
  • Up: List all categories
  • Next: KeyWave ADSL Transceiver/Controller

  • Infineon (Infineon Technologies AG ) : GEMINAX

    Global Enhanced Multiport Integrated ADSL Transceiver chipset

    Infineon Socrates ICs The GEMINAX (G lobal Enhanced Multiport INtegrated ADSL X ceiver) is a chipset for central office systems which terminates voice and full-rate ADSL services on a single line card eliminating the need for splitters on the network side. GEMINAX targets access networks and Digital Loop Carrier (DLC) system markets.
    The GEMINAX architecture is based on Infineons's broadband SLIC and Analog Front End (AFE) technology.
    Features

    • G.dmt/G.lite chipset for 8 channels
    • Individual configuration of each channel for G.dmt or G.lite operation
    • Compliant to ITU-T G.992.1 (G.dmt), G.992.2 (G.lite), and G.994.1 (G.hs)
    • Compliant to ANSI T1.413 I2
    • Compliant to ETSI ETR 328
    • Performance measurements according to ITU-T G.996.1 (G.test)
    • OAM functionality according to ITU-T G.997.1 (G.ploam)
    • Max. 16 Mbit/s downstream and 2 Mbit/s upstream data rate
    • S=1/2 supported
    • Fully echo cancelled for overlapped spectrum operation
    • Double upstream mode for Annex B via firmware upgrade
    • Trellis coding and Viterbi decoding
    • Bit swapping upstream/downstream
    • Very low noise (S/N>80dB) in downstream and upstream direction
    • ATM UTOPIA-2 interface (50 MHz, 16 bit/8 bit)
    • On chip ATM-TC layer
    • Pseudo STM mode via UTOPIA
    • 8-bit parallel host interface
    • All memory on-chip, no external memory required for GEMINAX-D
    • Built in PLLs and clock generation
    • Configurable digital and analog test loops
    • < 1 W power dissipation per channel (20 dBm line level)
    • Power down mode on per channel and block basis
    • Support of power down wake up by CPE activity
    • -40°C to +85°C operating range

    Technology: ADSL
    Package: unknown 0 Pin
    Linux support: No


    external WWW: Infineon Technologies AG : http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_ov.jsp?oid=13651 web page used to be available at: http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_ov.jsp?oid=13651

    external PDF: Infineon Technologies AG : http://www.infineon.com/upload/Document/cmc_upload/documents/030/477/geminax_chipset_pb.pdf http://www.infineon.com/upload/Document/cmc_upload/documents/030/477/geminax_chipset_pb.pdf


    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2017     Thomas Martin Knoll   knoll@chipweb.de
100G Ethernet
Next Generation SDH
BGP-QoS.org
Life Cycle Costing (LCC)
back Kirche Reichenbach Vogtland Life-cycle cost (LCC) calculations