ATM ChipWeb logo

 

Chips
NICs
Links

New Chip
New NIC

Register
Login

Guestbook
News Letter

Forum
About

ATM Chip Database


  • Previous: PXB 43201 ATM Switching Preprocessor Upstream
  • Up: List all producers
  • Next: PXB 4350 ATM Layer Processor

  • Infineon (Infineon Technologies AG ) : PXB 43202

    ATM Switching Preprocessor Downstream

    Features include

    • Interfaces directly to ATM switching networks built with ASM chips
    • Throughput 150 Mbps
    • OAM functions according to ITU-T I.610 and Bellcore 1248:
      - Alarms: generation of AIS/RDI cells for all connections (F4 and F5)
      - Continuity check: automatic for all connections
      - Loopback: automatic loop of LB cells
      - Performance monitoring: complete HW support for up to 64 connections
    • Double switch plane support for redundant fail save switching systems
    • System Control Information Flow via SLIF Datalink supported
    • Use external SDRAMs for storage of connection related data
    • 16-bit general purpose microprocessor interface
    • JTAG boundary scan
    • Two high speed serial inputs with individual bit phase adaptation
    • Adaption from switch internal SLIF cell format (64 octet) to standard cell format (53 octet):
      - removal of routing header
      - evaluation of synchronization octet, checksums and cell sequence number
      - removal of SLIF empty cells for cell rate decoupling
    • Redundant path combining function selectable per connection
    • Spatial multicast with individual header translation for each branch
    • Logical multicast for an arbitrary number of branches
    • Built-in 350 cell deep buffer for data rate adaption
    • Support of 1, 3, 4 and 8 output queues in a shared buffer
    • Cell counting functions according to Bellcore TA-NWT-1248
    • Header translation to any combination of VPI/VCI
    • Multiport UTOPIA interface for up to 4 PHYs

    Technology: unknown
    Package: BGA 342 Pin


    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2017     Thomas Martin Knoll  knoll@chipweb.de
100G Ethernet
Next Generation SDH
BGP-QoS.org
back Kirche Reichenbach Vogtland