|
|
|
Chips | |
|
NICs |
|
|
Links |
|
|
| |
| New Chip | |
| New NIC | |
|
| |
|
Register | |
|
Login | |
|
| |
|
About |
ATM Chip Database |
- Previous: PHY-PMD for 25.6 Mbps ATM networks
- Up: List all categories
- Next: ATM 25.6 Mbps Multi-PHY Device
- implements IBM physical layer functions (NRZI 4B/5B encoding and decoding)
- supports ABR traffic
- supports F4 and F5 OAM traffic flow
- JTAG interface
- serial E2PROM interface for jumper less designs
- Boot EPROM/FLASH memory support
Fujitsu (Fujitsu Microelectronics Europe ) : MB 86684 |
ITC25
The MB86684 combines functions to support the IBM 25.6 Mbps physical layer specification, AAl5 segmentation and re assembly processing on up to 1024 full duplex Virtual Channel Connections ( VCC) and a 16 bit ISA/PCMCIA bus interface. A general purpose 32 bit microprocessor interface is also provided to allow interfacing to other bus standards such as EISA. The ITC25 is a slave device and uses a local RAM architecture to decouple host and network interface activities for optimal system performance. Features are
| Technology: | unknown |
| Package: | unknown 0 Pin |
If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
|
Last update:
14.11. 2009
Last link check: 01.03. 2006 |
All registered names and trademarks are the property of their respective owners. No guarantee is given and no responsibility is taken for the information provided. © 2024 Thomas Martin Knoll knoll@chipweb.de Impressum Datenschutz |
|