The SERDES chip is a fully integrated
CMOS module that reduces a 72-wire
duplex port at 50 Mbaud to 8 wires at
500 Mbaud. It relieves off-card
congestion and supports the high
throughput gains that are available
with multi-16 x 16 Switch-on-a-Chip
configurations. The SERDES chip also
performs parallel-to-serial and
serial-to-parallel conversion and
provides support for multicasting.
SERDES features include:
Data rate of 8 X 500 Mbaud
6 PLL integrated
On-chip microprocessor interface
Maximum line attenuation 9 dB at 500 MHz
Programmable interface timer
Cell repeat
Technology:
CMOS
Package:
unknown 0 Pin
web page used to be available at: http://www.chips.ibm.com/products/commun/chip.html