ATM ChipWeb logo

 

Chips
NICs
Links

New Chip
New NIC

Register
Login

News Letter

Forum
About

ATM Chip Database


  • Previous: WAC-034-B ATM UNI Processor
  • Up: List all producers
  • Next: WAC-123-A 155 Mbps Single-chip ATM Network Termination Adapter (SANTA) Processor

  • IGT (Integrated Telecom Technology ) : WAC-035-B

    SESAR

    The SESAR provides a flexible, upgrade-able solution for performing Ethernet switching and segmentation and reassembly tasks required to communicate over an ATM network. The SESAR accepts packets directly from Ethernet Media AccessControl (MAC) chips, and then translates the packet-based data into 53-byte ATMcells. Features i nclude

    • Directly supports 8 (16) Ethernet segments.
    • Supports up to 32 (64) addresses per Ethernet segment.
    • Ignores packets transferred within a segment.
    • Filters broadcast packets.
    • Directly supports ATM Adaptation Layer five (AAL5) cell Segmentation And Reassembly (SAR).
    • Follows the ATM Forum Available Bit Rate (ABR) specification (based on the ATM Forum EPRC algorithm) to provide rate-based dynamic bandwidth allocation.
    • Supports concurrent Operations And Management (OAM) cells and AAL5 cells on a single active connection.
    • Supports OAM and AAL3/4 transfers through segmentation and reassembly of raw cells.
    • Segments and reassembles data at a maximum rate of 155 (150) Mbps with a 33 MHz SAR clock.
    • Supports simultaneous segmentation / reassembly of up to 15K connections.
    • Supports scatter and gather packet capability for large packets.-
    • Supports 0 to 8 active Virtual Path (VP) bits, and 14 to 6 active VirtualChannel (VC) bits.
    • Transfers cells to the physical layer through the standard UTOPIA FIFO interface or IgTs switch element interface.
    • Can operate as a stand-alone Ethernet switch.
    • Supports CPU processing of packets before transmission in either direction to allow for encapsulation, routing, LANE, and MPOA.
    • Provides packet memory interface via an integrated 32-bit PCI bus interface.
    • Contains a built-in 32-bit connection memory interface.
    • Provides built-in error monitoring and loopback capability.

    Technology: unknown
    Package: unknown 0 Pin


    If you are the producer of this chip and want to correct/update the presented information, please feel free to register for direct database access.
ChipWeb Home

Last update: 14.11. 2009
Last link check: 01.03. 2006
All registered names and trademarks are the property of their respective owners.
No guarantee is given and no responsibility is taken for the information provided.
© 2017     Thomas Martin Knoll  knoll@chipweb.de
100G Ethernet
Next Generation SDH
BGP-QoS.org
back Kirche Reichenbach Vogtland